Randomly evict cache lines from simulated processor cache on stores

[LouisJenkinsCS]

I think perhaps with a very small probability, cache-lines should be randomly evicted upon stores. This enables more interesting states to arise where random cache eviction does not occur due to having a proportionally larger cache.