I am wondering whether it will be possible to adopt Zynq MPSoC flow to implement Vitis AI on Xilinx RF SoC platforms like ZCU111 or ZCU1275. These devices also have the same ARM A53 QuadCore PS.
If it is possible what files should I modify to properly port the designs to RF SoC boards?