List view

• C3: Intermediate Benchmark Accuracy (<20%)

  Goal: CoreMark, Embench benchmarks within 20% of M2 CPI. Validates overall timing model correctness.

  No due date
  0% complete0 open0 closed

• C4: SPEC Benchmark Accuracy (stretch)

  Goal: SPEC CPU 2017 within 25% of M2. Requires full instruction coverage and memory hierarchy tuning.

  No due date
  0% complete0 open0 closed

• C2: Microbenchmark Accuracy (<30%)

  Goal: Tune timing parameters until microbenchmarks have <30% average error. Focus: Branch prediction, forwarding, cache timing.

  No due date
  0% complete0 open0 closed

• C1: Execution Completeness

  Goal: Run CoreMark and Embench benchmarks to completion without unknown instruction errors.

  No due date

  •1/1 issues closed
  100% complete0 open1 closed

• M1: Foundation (MVP)

  Basic ARM64 execution - decoder, ALU, registers, simple test programs

  No due date

  •4/4 issues closed
  100% complete0 open4 closed