3rd-year B.Tech student at NIT Silchar, specializing in VLSI design. Passionate about digital logic, circuit design, and exploring the world of ICs.
- Silchar , Assam
- in/abhinandan-paul-1a74b32b1
Popular repositories Loading
-
2-Input-AND-Gate
2-Input-AND-Gate PublicCMOS 2-input AND gate designed & verified in Cadence Virtuoso using ADE XL.
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.