Skip to content
View Asafaraz's full-sized avatar
😵‍💫
I may be slow to respond.
😵‍💫
I may be slow to respond.

Block or report Asafaraz

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. fpga_image fpga_image Public

    🖼️ Implement FPGA image processing modules in Verilog, featuring basics to advanced vision algorithms, all equipped with testbenches for easy validation.

    Verilog 1