Skip to content

Verilog experiment#42

Draft
robtaylor wants to merge 8 commits intomainfrom
verilog-experiment
Draft

Verilog experiment#42
robtaylor wants to merge 8 commits intomainfrom
verilog-experiment

Conversation

@robtaylor
Copy link
Contributor

A wip experiment for adding IP from other languages, including Spade and SystemVerilog

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant