I like using tech to solve real-world problems. I study computer engineering at the University of Zagreb. Find out more on my website.
Student at FER, University of Zagreb
-
FER@UNIZG
- Zagreb, Croatia
-
14:47
(UTC +01:00) - emilpopovic.me
- in/emilpopovic
Highlights
- Pro
Pinned Loading
-
simple-axi-master
simple-axi-master PublicA general purpose AXI4-Full Master IP for PYNQ-Z2 with Jupyter demo.
SystemVerilog 2
-
round-robin-arbiter
round-robin-arbiter PublicA general-purpose multi-master round-robin bus arbiter written in SystemVerilog.
SystemVerilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.



