VLSI Engineer | Electronics and communication Engineer | Verilog | VHDL | Cadence Virtuoso | Synopsys |
-
LG Electronics (R&D Intern) Aug2024 --- Jul2025
- https://orcid.org/0009-0008-7133-1305
- in/maneabhishek
- https://hdlbits.01xz.net/wiki/Special:VlgStats/Me
Popular repositories Loading
-
mastering-verilog-hdl
mastering-verilog-hdl PublicA comprehensive collection of Verilog HDL implementations covering combinational and sequential logic. This repository demonstrates digital circuit design using gate-level, dataflow, and behavioral…
Verilog 1
-
hdlbits-solutions
hdlbits-solutions PublicA comprehensive collection of Verilog HDL solutions for the digital design challenges on HDLBits. Organized by module and complexity.
Verilog
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
