Skip to content

Conversation

@BGull00
Copy link
Collaborator

@BGull00 BGull00 commented Jan 27, 2026

New feature to solve Issue #53

… programming the FPGA (useful for gathering experimental data)
@BGull00 BGull00 added the enhancement New feature or request label Jan 27, 2026
@BGull00 BGull00 requested a review from keegandent January 27, 2026 22:19
@BGull00 BGull00 closed this Jan 27, 2026
@BGull00
Copy link
Collaborator Author

BGull00 commented Jan 27, 2026

Closed because I found bug where the user must have the given serial port open, even in unprogrammed mode. Fixing now.

@BGull00 BGull00 reopened this Jan 27, 2026
@BGull00
Copy link
Collaborator Author

BGull00 commented Jan 27, 2026

Reopened this PR since I fixed the bug where users must specify a valid serial port, even when only using unprogrammed mode. Everything should be working as intended now. I added an empty default value to fpga Processor constructor's interface parameter.

self,
target: str,
interface: Serial | str,
interface: Serial | str = "",
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

My only preference is I don't like the empty string pattern. I think we could have

Suggested change
interface: Serial | str = "",
interface: Serial | str | None = None,

And then later probably have

if(interface is None):
    # none case here
    ...
elif(isinstance(interface, str)):
    ...
elif(isinstance(interface, Serial)):
    ...
else:
    RuntimeError(...)

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

enhancement New feature or request

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants