Skip to content
View amarjaggari's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report amarjaggari

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. FPGA-Waveform-Generator-Using-BRAM-Verilog-ZedBoard- FPGA-Waveform-Generator-Using-BRAM-Verilog-ZedBoard- Public

    A BRAM-based digital function generator implemented in Verilog on the ZedBoard. Generates sine, square, triangular, and sawtooth waveforms using BRAM lookup tables.

    Tcl 2 1

  2. Voltage-Biased-Operational-Transconductance-Amplifier-using-Synopsys-Hspice Voltage-Biased-Operational-Transconductance-Amplifier-using-Synopsys-Hspice Public

    Designed and characterized voltage biased operational Transconductance Amplifier (OTA) using Synopsys Hspice for well defined transconductance(Gm) and low power applications

    1

  3. amarjaggari amarjaggari Public

    Config files for my GitHub profile.

  4. 4-bit-Arithmetic-and-Logic-Unit-on-Bread-Board 4-bit-Arithmetic-and-Logic-Unit-on-Bread-Board Public

    Designed and implemented a 4-bit Arithmetic and Logic Unit using TTL logic ICs (7486, 74283, 74151)..

  5. Password-Based-Door-Lock-using-Arduino-Uno Password-Based-Door-Lock-using-Arduino-Uno Public

    The system can unlock and lock when the correct password is entered. You can change the password and the rotation of the servo motor in Arduino IDE. In this Video I used the Arduino keypad library …

  6. Verilog_Library Verilog_Library Public

    Forked from MrAbhi19/OpenSiliconHub

    Reusable parameterized Verilog modules with testbenches, waveforms, and community-driven contributions. Topics verilog

    Verilog