cs

CPU cache simulator in C that models a 16KB 4-way set-associative write-through cache with 64 sets and random replacement on a 32-bit system, backed by 4MB main memory. It supports basic read/write operations to analyze cache hits, misses, and thrashing.