A VHDL UART for communicating over a serial link with an FPGA. This example implements a loopback so that data received by the FPGA will be returned down the serial link.
The default settings for the link are 115200 BAUD, 8 Data, 1 Stop, No parity.
forked from pabennett/uart
-
Notifications
You must be signed in to change notification settings - Fork 0
jcr09/uart
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A VHDL UART for communicating over a serial link with an FPGA
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published