Skip to content

Implement register allocation #37

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
mengzhuo merged 2 commits into from
Sep 19, 2025
Merged

Implement register allocation #37

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
9d35c3a
Bugfixs for reg_spill
bmwangmh Sep 18, 2025
637433f
feat: Register allocation
bmwangmh Sep 18, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 7 additions & 1 deletion src/riscv_reg.ml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -74,12 +74,18 @@ module Reg = struct
;;

(* Reg寄存器最大可分配数量*)
let k = 32
let k = 11

(* 用于调用者保存寄存器*)
let caller_saved_regs =
[ Ra; T0; T1; T2; A0; A1; A2; A3; A4; A5; A6; A7; T3; T4; T5; T6 ]
;;
let callee_saved_regs =
[ S1; S2; S3; S4; S5; S6; S7; S8; S9; S10; S11 ]
;;

let spill_reg = T0
;;
end

(* Module for floating-point registers (freg_t) *)
Expand Down
Loading