A curated paper list and resources on LLM-driven chip design automation and hardware security: RTL/HDL generation, PPA optimization, verification, debugging, trojan/vulnerability analysis, and tool-in-the-loop EDA workflows.
debugging benchmark awesome verification eda survey multi-agent rtl verilog hdl formal-verification hardware-security rag hardware-trojans chip-design llm tool-in-the-loop
-
Updated
Feb 2, 2026